mirror of
https://github.com/NationalSecurityAgency/ghidra.git
synced 2025-10-03 09:49:23 +02:00
Merge remote-tracking branch
'origin/GP-5267_ghidracadabra_PR-6520_Sleigh-InSPECtor_x86_sspd' (Closes #6520)
This commit is contained in:
commit
421cb0a691
2 changed files with 8 additions and 8 deletions
|
@ -12,7 +12,7 @@ define pcodeop ShadowStackPush4B;
|
||||||
define pcodeop ShadowStackLoad8B;
|
define pcodeop ShadowStackLoad8B;
|
||||||
define pcodeop ShadowStackLoad4B;
|
define pcodeop ShadowStackLoad4B;
|
||||||
|
|
||||||
:INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
|
:INCSSPD r32 is vexMode=0 & $(PRE_F3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
|
||||||
SSP = SSP + zext(4 * r32:1);
|
SSP = SSP + zext(4 * r32:1);
|
||||||
}
|
}
|
||||||
@ifdef IA64
|
@ifdef IA64
|
||||||
|
@ -21,7 +21,7 @@ define pcodeop ShadowStackLoad4B;
|
||||||
}
|
}
|
||||||
@endif
|
@endif
|
||||||
|
|
||||||
:RDSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x1e; mod=3 & reg_opcode=1 & r32 {
|
:RDSSPD r32 is vexMode=0 & $(PRE_F3) & byte=0x0f; byte=0x1e; mod=3 & reg_opcode=1 & r32 {
|
||||||
r32 = SSP:4;
|
r32 = SSP:4;
|
||||||
}
|
}
|
||||||
@ifdef IA64
|
@ifdef IA64
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
endian="little"
|
endian="little"
|
||||||
size="32"
|
size="32"
|
||||||
variant="default"
|
variant="default"
|
||||||
version="4.1"
|
version="4.2"
|
||||||
slafile="x86.sla"
|
slafile="x86.sla"
|
||||||
processorspec="x86.pspec"
|
processorspec="x86.pspec"
|
||||||
manualindexfile="../manuals/x86.idx"
|
manualindexfile="../manuals/x86.idx"
|
||||||
|
@ -37,7 +37,7 @@
|
||||||
endian="little"
|
endian="little"
|
||||||
size="32"
|
size="32"
|
||||||
variant="System Management Mode"
|
variant="System Management Mode"
|
||||||
version="4.1"
|
version="4.2"
|
||||||
slafile="x86.sla"
|
slafile="x86.sla"
|
||||||
processorspec="x86-16.pspec"
|
processorspec="x86-16.pspec"
|
||||||
manualindexfile="../manuals/x86.idx"
|
manualindexfile="../manuals/x86.idx"
|
||||||
|
@ -50,7 +50,7 @@
|
||||||
endian="little"
|
endian="little"
|
||||||
size="16"
|
size="16"
|
||||||
variant="Real Mode"
|
variant="Real Mode"
|
||||||
version="4.1"
|
version="4.2"
|
||||||
slafile="x86.sla"
|
slafile="x86.sla"
|
||||||
processorspec="x86-16-real.pspec"
|
processorspec="x86-16-real.pspec"
|
||||||
manualindexfile="../manuals/x86.idx"
|
manualindexfile="../manuals/x86.idx"
|
||||||
|
@ -70,7 +70,7 @@
|
||||||
endian="little"
|
endian="little"
|
||||||
size="16"
|
size="16"
|
||||||
variant="Protected Mode"
|
variant="Protected Mode"
|
||||||
version="4.1"
|
version="4.2"
|
||||||
slafile="x86.sla"
|
slafile="x86.sla"
|
||||||
processorspec="x86-16.pspec"
|
processorspec="x86-16.pspec"
|
||||||
manualindexfile="../manuals/x86.idx"
|
manualindexfile="../manuals/x86.idx"
|
||||||
|
@ -85,7 +85,7 @@
|
||||||
endian="little"
|
endian="little"
|
||||||
size="64"
|
size="64"
|
||||||
variant="default"
|
variant="default"
|
||||||
version="4.1"
|
version="4.2"
|
||||||
slafile="x86-64.sla"
|
slafile="x86-64.sla"
|
||||||
processorspec="x86-64.pspec"
|
processorspec="x86-64.pspec"
|
||||||
manualindexfile="../manuals/x86.idx"
|
manualindexfile="../manuals/x86.idx"
|
||||||
|
@ -108,7 +108,7 @@
|
||||||
endian="little"
|
endian="little"
|
||||||
size="64"
|
size="64"
|
||||||
variant="compat32"
|
variant="compat32"
|
||||||
version="4.1"
|
version="4.2"
|
||||||
slafile="x86-64.sla"
|
slafile="x86-64.sla"
|
||||||
processorspec="x86-64-compat32.pspec"
|
processorspec="x86-64-compat32.pspec"
|
||||||
manualindexfile="../manuals/x86.idx"
|
manualindexfile="../manuals/x86.idx"
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue