yetangitu/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2025-10-05 10:49:34 +02:00
Code Issues Releases Wiki Activity

Infineon Tricore: simplify st.t instruction

Browse source
This commit is contained in:
Alexey Esaulenko 2020-10-01 19:04:16 +03:00
parent 7d89da07cd
commit 624d0f94d7
1 changed files with 4 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

6
Ghidra/Processors/tricore/data/languages/tricore.sinc
View file

@ -7972,8 +7972,10 @@ macro multiply_u_u(mres0, rega, regb, n) {
# ST.T off18, bpos3, b (ABSB) # ST.T off18, bpos3, b (ABSB)
:st.t off18,const0810Z,const1111Z is PCPMode=0 & ( const0810Z & const1111Z & op0007=0xd5 ; op2627=0x0 ) & off18 :st.t off18,const0810Z,const1111Z is PCPMode=0 & ( const0810Z & const1111Z & op0007=0xd5 ; op2627=0x0 ) & off18
{ {
local tmp:4 = *[ram]:1 off18; local tmp:1 = *[ram]:1 off18;
tmp = (tmp & ~(1 << const0810Z)) | (const1111Z << const0810Z); ternary(tmp, const1111Z,
tmp | (1 << const0810Z),
tmp & ~(1 << const0810Z));
*[ram]:1 off18 = tmp; *[ram]:1 off18 = tmp;
} }