yetangitu/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2025-10-03 17:59:46 +02:00
Code Issues Releases Wiki Activity

GP-5587: Corrected parsing of AARCH64 dsb instruction

Browse source
This commit is contained in:
ghidorahrex 2025-04-11 14:56:38 +00:00
parent 3725eb0b39
commit a917cc0345
1 changed files with 23 additions and 15 deletions
Download patch file Download diff file Expand all files Collapse all files

38
Ghidra/Processors/AARCH64/data/languages/AARCH64base.sinc
View file

@ -2257,24 +2257,31 @@ is b_2531=0x6b & b_2324=1 & b_2122=1 & b_1620=0x1f & b_1015=0 & aa_Xn=31 & b_000
# CONSTRUCT xd503309f/mask=xfffff3ff MATCHED 3 DOCUMENTED OPCODES # CONSTRUCT xd503309f/mask=xfffff3ff MATCHED 3 DOCUMENTED OPCODES
# AUNIT --inst xd503309f/mask=xfffff3ff --status nodest # AUNIT --inst xd503309f/mask=xfffff3ff --status nodest
:dsb CRm_CRx :dsb CRm_dbarrier_op
is b_2431=0xd5 & b_2223=0 & l=0 & Op0=0 & Op1=3 & CRn=0x3 & CRm_dbarrier_op & CRm_CRx & CRm_32 & CRm_10=0 & Op2=4 & Rt=0x1f is b_2431=0xd5 & b_2223=0 & l=0 & Op0=0 & Op1=3 & CRn=0x3 & CRm_dbarrier_op & CRm_32 & CRm_10 & Op2=4 & Rt=0x1f
{ {
types:1 = 0x0; types:1 = CRm_10;
domain:1 = CRm_32; domain:1 = CRm_32;
DataSynchronizationBarrier(domain, types); nXS:1 = 0;
DataSynchronizationBarrier(domain, types, nXS);
} }
# C6.2.116 DSB page C6-1464 line 87160 MATCH xd503309f/mask=xfffff0ff :ssbb
# CONSTRUCT xd503309f/mask=xfffff0ff MATCHED 1 DOCUMENTED OPCODES is b_2431=0xd5 & b_2223=0 & l=0 & Op0=0 & Op1=3 & CRn=0x3 & CRm_CRx=0 & CRm_32 & CRm_10 & Op2=4 & Rt=0x1f
# AUNIT --inst xd503309f/mask=xfffff0ff --status nodest
:dsb CRm_dbarrier_op
is b_2431=0xd5 & b_2223=0 & l=0 & Op0=0 & Op1=3 & CRn=0x3 & CRm_dbarrier_op & CRm_32 & CRm_10=2 & Op2=4 & Rt=0x1f
{ {
types:1 = 0x3; #MBReqTypes_All types:1 = CRm_10;
domain:1 = CRm_32; domain:1 = CRm_32;
DataSynchronizationBarrier(domain, types); nXS:1 = 0;
DataSynchronizationBarrier(domain, types, nXS);
}
:pssbb
is b_2431=0xd5 & b_2223=0 & l=0 & Op0=0 & Op1=3 & CRn=0x3 & CRm_CRx=4 & CRm_32 & CRm_10 & Op2=4 & Rt=0x1f
{
types:1 = CRm_10;
domain:1 = CRm_32;
nXS:1 = 0;
DataSynchronizationBarrier(domain, types, nXS);
} }
# C6.2.116 DSB page C6-1464 line 87160 MATCH xd503323f/mask=xfffff3ff # C6.2.116 DSB page C6-1464 line 87160 MATCH xd503323f/mask=xfffff3ff
@ -2283,11 +2290,12 @@ is b_2431=0xd5 & b_2223=0 & l=0 & Op0=0 & Op1=3 & CRn=0x3 & CRm_dbarrier_op & CR
# b_0031=11010101000000110011..1000111111 # b_0031=11010101000000110011..1000111111
:dsb CRm_32 :dsb CRm_32
is b_2431=0xd5 & b_2223=0 & l=0 & Op0=0 & Op1=3 & CRn=0x3 & CRm_dbarrier_op & CRm_32 & CRm_10 & Op2=1 & Rt=0x1f is b_2431=0xd5 & b_2223=0 & l=0 & Op0=0 & Op1=3 & CRn=0x3 & CRm_32 & CRm_10=2 & Op2=1 & Rt=0x1f
{ {
types:1 = CRm_10; types:1 = 0x3; # MBReqTypes_All
domain:1 = CRm_32; domain:1 = CRm_32;
DataSynchronizationBarrier(domain, types); nXS:1 = 1;
DataSynchronizationBarrier(domain, types, nXS);
} }
# C6.2.118 EON (shifted register) page C6-1468 line 87407 MATCH x4a200000/mask=x7f200000 # C6.2.118 EON (shifted register) page C6-1468 line 87407 MATCH x4a200000/mask=x7f200000